www.久久久久|狼友网站av天堂|精品国产无码a片|一级av色欲av|91在线播放视频|亚洲无码主播在线|国产精品草久在线|明星AV网站在线|污污内射久久一区|婷婷综合视频网站

當(dāng)前位置:首頁 > 嵌入式 > 嵌入式教程
[導(dǎo)讀]基于LPC1311設(shè)計(jì)的Cortex-M3 CPU USB接口方案

NXP LPC1311/13/42/43 是基于Cortex-M3 的微控制器,具有高度集成和低功耗,可用于嵌入式應(yīng)用。CPU工作頻率高達(dá)72MHz,單電源2.0V-3.6V工作,內(nèi)置了嵌套中斷向量控制器(NVIC),多達(dá)32KB閃存,多達(dá)8KB數(shù)據(jù)存儲(chǔ)器,USB設(shè)備,快速模式I2C總線接口,一個(gè)UART,四個(gè)通用定時(shí)器和多達(dá)42個(gè)GPIO引腳。主要應(yīng)用在電子測(cè)量,照明,告警系統(tǒng)和白色家電。本文介紹了LPC1311/13/42/43主要特性,方框圖,時(shí)鐘發(fā)生方框圖以及自供電USB接口框圖和總線供電USB接口框圖。

The LPC1311/13/42/43 are ARM Cortex-M3 based microcontrollers for embedded applications featuring a high level of integration and low power consumption. The ARM Cortex-M3 is a next generation core that offers system enhancements such as enhanced debug features and a higher level of support block integration.

The LPC1311/13/42/43 operate at CPU frequencies of up to 72 MHz. The ARM Cortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals. The ARM Cortex-M3 CPU also includes an internal prefetch unit that supports speculative branching.

The peripheral complement of the LPC1311/13/42/43 includes up to 32 kB of flash memory, up to 8 kB of data memory, USB Device (LPC1342/43 only), one Fast-mode Plus I2C-bus interface, one UART, four general purpose timers, and up to 42 general purpose I/O pins.

LPC1311/13/42/43主要特性和優(yōu)勢(shì):

ARM Cortex-M3 processor, running at frequencies of up to 72 MHz.

ARM Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC).

32 kB (LPC1343/13)/16 kB (LPC1342)/8 kB (LPC1311) on-chip flash programming memory.

8 kB (LPC1343/13)/4 kB (LPC1342/11) SRAM.

In-System Programming (ISP) and In-Application Programming (IAP) via on-chip bootloader software.

Selectable boot-up: UART or USB (USB on LPC134x only).

On LPC134x: USB MSC and HID on-chip drivers.

Serial interfaces:

USB 2.0 full-speed device controller with on-chip PHY for device (LPC1342/43 only).

UART with fractional baud rate generation, modem, internal FIFO, and RS-485/EIA-485 support.

SSP controller with FIFO and multi-protocol capabilities.

I2C-bus interface supporting full I2C-bus specification and Fast-mode Plus with a data rate of 1 Mbit/s with multiple address recognition and monitor mode.

Other peripherals:

Up to 42 General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors.

Four general purpose counter/timers with a total of four capture inputs and 13 match outputs.

Programmable WatchDog Timer (WDT).

System tick timer.

Serial Wire Debug and Serial Wire Trace port.

High-current output driver (20 mA) on one pin.

High-current sink drivers (20 mA) on two I2C-bus pins in Fast-mode Plus.

Integrated PMU (Power Management Unit) to minimize power consumption during Sleep, Deep-sleep, and Deep power-down modes.

Three reduced power modes: Sleep, Deep-sleep, and Deep power-down.

Single power supply (2.0 V to 3.6 V).

10-bit ADC with input multiplexing among 8 pins.

GPIO pins can be used as edge and level sensitive interrupt sources.

Clock output function with divider that can reflect the system oscillator clock, IRC clock, CPU clock, or the watchdog clock.

Processor wake-up from Deep-sleep mode via a dedicated start logic using up to 40 of the functional pins.

Brownout detect with four separate thresholds for interrupt and one threshold for forced reset.

Power-On Reset (POR).

Integrated oscillator with an operating range of 1 MHz to 25 MHz.

12 MHz internal RC oscillator trimmed to 1 % accuracy over the entire temperature and voltage range that can optionally be used as a system clock.

Programmable watchdog oscillator with a frequency range of 7.8 kHz to 1.8 MHz.

System PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. May be run from the system oscillator or the internal RC oscillator.

For USB (LPC1342/43), a second, dedicated PLL is provided.

Code Read Protection (CRP) with different security levels.

Unique device serial number for identification.

Available as 48-pin LQFP package and 33-pin HVQFN package.

LPC1311/13/42/43應(yīng)用:

eMetering

Lighting

Alarm systems

White goods
[!--empirenews.page--]

圖1。LPC1311/13/42/43方框圖

圖2。LPC1311/13/42/43時(shí)鐘發(fā)生方框圖

圖3。LPC1311/13/42/43自供電USB接口框圖

圖3。LPC1342/43總線供電USB接口框圖

本站聲明: 本文章由作者或相關(guān)機(jī)構(gòu)授權(quán)發(fā)布,目的在于傳遞更多信息,并不代表本站贊同其觀點(diǎn),本站亦不保證或承諾內(nèi)容真實(shí)性等。需要轉(zhuǎn)載請(qǐng)聯(lián)系該專欄作者,如若文章內(nèi)容侵犯您的權(quán)益,請(qǐng)及時(shí)聯(lián)系本站刪除。
換一批
延伸閱讀

北京2022年10月19日 /美通社/ -- 隨著云計(jì)算、大數(shù)據(jù)的普及發(fā)展,過去的"云"是服務(wù)于大企業(yè)的計(jì)算模型,而十多年過去了,越來越多的應(yīng)用及業(yè)務(wù)走上"云端",對(duì)計(jì)算核心數(shù)需求...

關(guān)鍵字: ARM 大數(shù)據(jù) 云游戲 CPU

在這篇文章中,小編將對(duì)CPU中央處理器的相關(guān)內(nèi)容和情況加以介紹以幫助大家增進(jìn)對(duì)CPU中央處理器的了解程度,和小編一起來閱讀以下內(nèi)容吧。

關(guān)鍵字: CPU 中央處理器 晶圓

在桌面級(jí)處理器上,AMD多年來一直在多核上有優(yōu)勢(shì),不過12代酷睿開始,Intel通過P、E核異構(gòu)實(shí)現(xiàn)了反超,13代酷睿做到了24核32線程,核心數(shù)已經(jīng)超過了銳龍7000的最大16核。在服務(wù)器處理器上,AMD優(yōu)勢(shì)更大,64...

關(guān)鍵字: AMD CPU Intel EUV

華為麒麟芯片(HUAWEI Kirin)是華為技術(shù)有限公司于2019年9月6日在德國(guó)柏林和北京同時(shí)發(fā)布的一款新一代旗艦芯片。華為麒麟在3G芯片大戰(zhàn)中,扮演了“黑馬”的角色。

關(guān)鍵字: 麒麟 CPU 華為Mate 50

據(jù)業(yè)內(nèi)信息,近日ADM的一份內(nèi)部報(bào)告顯示,ADM正在計(jì)劃降低其銳龍 7000 CPU的生產(chǎn)計(jì)劃?,F(xiàn)階段全球市場(chǎng)PC的低迷和銷量下滑,再加上AM5平臺(tái)整體反響不佳等等一系列原因?qū)е翧DM采取這一行動(dòng)計(jì)劃。

關(guān)鍵字: PC ADM 銳龍 7000 CPU

北京2022年10月17日 /美通社/ --  "天下武功、唯快不破",數(shù)字經(jīng)濟(jì)時(shí)代尤甚。 數(shù)據(jù)極富價(jià)值,堪比新時(shí)代的石油。數(shù)字經(jīng)濟(jì)時(shí)代,數(shù)據(jù)價(jià)值如何快速、高效地釋放顯得尤為重要。自20...

關(guān)鍵字: 軟件 IO SSD CPU

Linux內(nèi)核是從V2.6開始引入設(shè)備樹的概念,其起源于OF:OpenFirmware, 用于描述一個(gè)硬件平臺(tái)的硬件資源信息,這些信息包括:CPU的數(shù)量和類別、內(nèi)存基地址和大小、總線和橋、外設(shè)連接、中斷控制器和中斷使用情...

關(guān)鍵字: Linux內(nèi)核 硬件 CPU

(微控制單元 MCU(Microcontroller Unit),又稱單片機(jī),是把中央處理器(CentralProcess Unit; CPU)的頻率與規(guī)格做適當(dāng)縮減,并將內(nèi)存(memory)、計(jì)數(shù)器(Timer)、US...

關(guān)鍵字: 單片機(jī) 芯片 CPU

日前,瀾起科技宣布其第三代津逮?CPU系列產(chǎn)品通過了VMware公司的產(chǎn)品兼容性認(rèn)證,達(dá)到VMware ESXi 7.0 U3虛擬化平臺(tái)的通用兼容性及性能、可靠性要求,滿足用戶的關(guān)鍵應(yīng)用需要。

關(guān)鍵字: 瀾起科技 CPU VMware兼容性

CPU內(nèi)部自帶的定時(shí)器模塊,通過初始化、配置可以實(shí)現(xiàn)定時(shí),定時(shí)時(shí)間到以后就會(huì)執(zhí)行相應(yīng)的定時(shí)器中斷處理函數(shù)。硬件定時(shí)器一般都帶有其它功能,比如PWM輸出、輸入捕獲等等功能。但是缺點(diǎn)是硬件定時(shí)器數(shù)量少?。?/p> 關(guān)鍵字: 軟件定時(shí)器 硬件定時(shí)器 CPU

嵌入式教程

6897 篇文章

關(guān)注

發(fā)布文章

編輯精選

技術(shù)子站

關(guān)閉